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ABSTRACT 
Described here is the construction of the 'Control Cabinet' which 
controls the electronic model for tides and storm surges and its peri-
pheral instruments. The most frequently used modes of operation in 
the system are programmed, and can be selected by a single control. 
Details of some operations are determined by a few additional controls. 
Some circuits for peripheral instruments and the power supply unit are 
contained in tlie cabinet. This paper includes a complete set of tables 
of circuit connections, and aims to aid their maintenance. 
1. INTRODUCTION 
The 'Control Cabinet' is a part of the electronic model for tides 
and storm surges, and designed to control most parts of the model system. 
This paper has been written to describe the design of the control 
cabinet, and as a guide to its operation and servicing. 
2. ELECTRONIC CONSTRUCTION 
Fig. 1 shows the block diagram of the control cabinet by which most 
of the input and output circuits in the model system, including its 
peripheral instruments, are combined and controlled. 
The blocks are linked by data channels and control channels. The 
control channels carry timing signals, circuit selection signals, gain 
control signals and some other signals for determining details of 
operation. The selection of a particular mode of operation, from 
several programmed modes, is carried out by the central control (SW8 
on the front panel of the cabinet). 
There are several local controls which control details of an 
operation, e.g. the start of an action which is selected by the main 
control. These controls are either on the main control panel or on 
each peripheral instrument. 
There are a few data-bus lines which carry 8-bit data signals. 
These are switched either mechanically or electronically (3-state 
impedance control) through the same central control. 
Fig. 2 shows a diagram of main parts of the timing control circuits 
which is extracted from the general circuit diagram of the system. 
Symbol BD indicates a block of the circuits which is assembled on a 
single circuit board. Although each block contains circuits other than 
the timing control circuits, these are omitted from this figure. 
Numbers on the edge of each block in the figure indicate connector pin 
numbers which are commonly used throughout this paper. 
The timing control circuits are used to keep the best data processing 
efficiency in an operation mode which involves peripheral instruments (or 
circuits) having different speed limits. The timing control circuits are 
especially effective when the timing of input data signal is not regular. 
The principle of the circuit is to allow the access of each word of input 
data only after the execution of the previous word, by the output instru-
ment, has been confirmed through its feed-back circuit. The circuit shown 
in Fig. 2 has been designed so that an appropriate combination of blocks 
and a feed-back circuit can be obtained automatically, when BDll is con-
trolled through SW8 by which data flows are also" simultaneously controlled. 
In Fig. 2, the Keyboard, Output Memory, and Tape Reader are input 
instruments; and the Tape Punch, Numerical Printer and XY Plotter are 
output instruments. By combining these input and output instruments, 
and some different blocks, several different modes of operation can be 
carried out. Note, more than one different mode of operation can be 
carried out with the same combination of input and output instruments. 
For example, the plotting of a water-level variation with time or a set 
of current vectors, which are completely different types of modes of 
operation, can be obtained by combining the Tape Reader and XY Plotter. 
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Fig. Timing control circuits. 
Although each block contains circuits for other purposes 
(e.g. data channels, gain control channels), the circuits 
relating to the arbitrary timing control (excluding clocks) 
only are shown in this diagram. 
3. CIRCUIT DESCRIPTION 
Although the main aim of the Control Cabinet is to control the 
whole model system, some peripheral circuits are contained in the 
cabinet, in order to simplify the wiring. Therefore, the circuits 
involved in the control are listed here, with indications of their 
references. Circuits which have already been described elsewhere 
are omitted from this paper. 
Circuit block Block No. Description 
Main computation circuit - Ref. 3 
Input Memory — Ref. 2 
Keyboard internal circuit 
BD13 A 
C 
D 
This paper 
Keyboard interface circuit for DEC-BCD-BIN BD3 This paper 
Keyboard interface circuit for arbitrary codes BD5 This paper 
Output memory 
(A part of the output data processing system) BD22 Ref. 5 
Tape reader interface circuits 
BD30 
: BD31 
This paper 
Tape punch internal circuit - This paper 
Tape punch interface circuit BD8 This paper 
Numerical printer internal circuit -
This paper 
Appendix 1 
Numerical printer interface circuit BD9 This paper 
Numerical map plotting circuit BD4 Ref. 1 
Meteorological input-data processing system 
BD2 
BD32 
BD33 
Ref. 4 
Grid selection circuit BDIO This paper 
Switching circuit BDll This paper 
The block numbers are not related to the structure of the system. 
However, the circuit diagrams and their descriptions (this chapter), 
physical diagrams (chapter 5), and circuit connection tables (chapter 6) 
are arranged in the order of the block numbers for convenience. 
The following symbols are used throughout diagrams and texts. 
Example 
BD8 
CN7 
04 
Explana tion 
Block No. 8. 
A board containing this block is referred to by this 
same symbol. 
Connector No. 7. 
The same symbol is applied to both a PCB edge 
connector, and a connector on a cable. 
A plug and its socket are referred to by the same symbol, 
Integrated circuit 04. 
The IC type number is used for the reference number of 
a particular package of IC, with a simplified indication. 
If 7400 series, 74 is omitted; e.g. 04 means 7404. 
04 1 
04(1) 
If there is more than one package of tlie same type of IC 
within a board, a serial number is added as a suffix (in 
a diagram) or in brackets (in a text). 
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IC Pin No. 3 etc. 
— O 6 Connector Pin No. 6 (for a single-sided PCB). 
C6 Connector Pin No. 6 on the component-side of a PCB. 
N6 
CN7/6 
04(l)/2 
0 0 / 1 - 1 0 
Connector Pin No. 6 on the non-component side of a PCB. 
Connector No. 7 Pin No. 5. 
IC type 7004, Package No. 1, Pin No. 2. 
IC type 7400, Pin Nos. 1 to 10. 
3. 1 Keyboard internal circuits, B D 1 3 A , C , D 
The keyboard has a set of numerical keys (0 to 9), 'punch key (P), 
'correction key' (C), numerical indicator of decimal number, and lamps 
for an arbitrary code indicator. Each key has a Hall effect switch. 
Fig. 5 shows circuit diagram of the keyboard, and Fig. 24 shows 
its internal circuit boards. 
3.2 Tape reader interface circuits, BD30 and Bd31 
An opto-electronic punched-tape reader (GNT Model 26), which has the 
maximum speed of 500 characters/sec, has been used in this system. The 
tape reader has a set of opto-electronic circuits and a tape control 
circuit which are built in its case, and operated by a 24v DC supply. 
BD30 and BD31 have been designed to interface between these circuits 
and the rest of the system. Fig. 4 shows the circuit diagrams of BD30 
and BD31, together with a simplified diagram of the above-mentioned 
circuit (top-left of Fig. 4). The circuit boards of BD30 and BD31 are 
also contained in the tape reader case. 
In Fig. 4, the first 8 channels are the inverters and pulse-shapers 
of the data signal output from the opto-electronic circuits. The 9th 
channel is taken from the sensor for tape-feed holes (originally 
sprocket holes on the tape). This output is used for detecting the 
movement of the tape, and symbolised as FH. Because of the small hole 
size, the bias current of this channel has to be adjusted by a lOK 
variable resistor. 
The following 3 channels are used for controlling the movement of 
the tape: FWD (forward with a logic High), BWD (backward), and SOL 
(clutch solenoid, activated by a logic High). The tape is stationary 
when FWD or BWD is low. These actions are controlled either from 'Input 
Memory' (Ref. 2) or the rest of the circuit in the system through BD31. 
This selection is carried out by switch IM-GE (Input Memory - General). 
When IM-GE is set to GE, the tape direction is controlled by switch 
F-B (Forward-Backward). When F-B is set to F, the clutch is controlled 
by the output of flip-flop 00/5. The 00/6 is controlled by its two input 
terminals; 00/2 (L to start the tape forward) and 00/5 (L to stop the 
tape). The start control signal to 00/2 is fed either from CN3/3 (auto-
matic) or switch START (manual), depending on the setting of switch W-R 
(Memory Write-Read). The stop control signal to 00/5 is fed either from 
CN3/9 (FH signal) or CN3/11 ('255' signal) depending on the setting of W-R. 
If W-R is set to W, the tape starts (forward) only when START is 
activated manually, and stops only when '255' signal is fed from an 
external circuit. The '255' signal is a code represented by a binary 
word 1111 1111. Consequently, the tape runs continuously from its start 
to the time when the '255' signal is fed. If W-R is set to R, the tape 
starts (forward) only when an external signal is fed into CN3/14, and 
stops only when the FH signal is activated by the next feed hole on the 
tape. Consequently, the tape moves in a step-by-step mode, one word 
per signal on CN/14. 
A similar mode of operation to the previous mode, but with a step 
for every few words, is required for some applications. In this case, 
a signal for stopping the tape is fed into CN3/17, together with con-
stant DC voltage for the, relay through CN3/18. 
In Fig. 4, integrated circuits 121(1), 121(2), 92 and 00/9-13 are 
used for shaping pulses which originally required for 00/1-6. By using 
these pulse shapers, 3 different pulses are obtained for driving exter-
nal circuits; FH (reversed shape of FH), EEE (the same as FH but with a 
much narrower width), and SSS (.the same as the signal to CN3/14 but with 
narrower width). 
3.3 Tape punch internal circuit 
A tape punch (GNT Model 34), which has the maximum speed of 
70 characters/sec, has been used in this system", with a minor modi-
fication. Fig. 5 shows its circuit diagram. 
3.4 Keyboard interface circuit for DEC-BCD-BIN, BD3 
BD3 has been designed to convert a 3 digit decimal number (up to 
256), given on a numerical keyboard, into a binary coded decimal (BCD) 
number and a binary number (BIN) simultaneously. Fig. 6 shows its 
circuit diagram, and Fig. 14 shows the timing diagram of its essential 
parts. Pig. 25 shows the physical arrangement of BD3. 
When a decimal number is given through the keyboard, each 147(1), 
147(2) and 147(3) converts it into a BCD number simultaneously. Each 
of the converted BCD numbers enters into 75(1), 75(2) and 75(3) res-
pectively. However, the entered code is stored in each 75 only when 
its control voltage (pins 4 and 13) goes into a high state. The 
control voltages of 75(1), 75(2) and 75(3) go high sequentially when 
any numerical key is activated. Consequently, the least significant 
BCD number is stored in 75(1), the next significant BCD number in 75(2), 
and the most significant number in 75(3). Then the stored 3-digit BCD 
number is available at the BCD output terminals. 
At the same time, the BCD output is fed into a set of six 184s, 
so that an 8-bit binary number is available at the BIN output. 
The rest of the circuit is used for generating the above-mentioned 
sequential control voltage for the 75s. When any key is activated, 
this is detected by 133, and a pulse is fed into 93 through 121. Two 
sets of pulses obtained from A and B of 93 are combined by 00/1-10. 
The combined pulses are stored in 188 (an inverted latch consists of 
4 sections; 3 sections only are used), until this is reset by the 
'Flag' (BD3/47) or by a correction signal 'C (BD3/45). 
The output of the 118 has the required timing condition, although 
its polarity has to be reversed by 04(3). 
157 is inserted between the 118 and 04(3) so that a similar con-
version operation, but with 2-digit numbers (0 to 63), can be carried 
out. For a 2-digit operation, 157/1 should be kept in a high state. 
If this operation is not required, 157 can be omitted from BD3. 
Output terminals LED BL (BD3/32, 33, 34) are used for controlling 
the numerical LED display. 
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3.5 Numerical map plotting circuit, BD4 
BD4 has been designed to plot a numerical map, e.g. the contours 
of a storm surge at a certain time. Fig. 7 shows the circuit diagram 
of BD4, and Fig. 8 shows its controls which are mounted on the front 
panel of the control cabinet. Fig. 26 shows the physical arrangement 
of BD4. 
Since this circuit has been described in detail in a separate 
paper (Ref. 1), the description is omitted from this paper. 
3.6 Keyboard interface circuit for arbitrary codes, BPS 
BD5 has been designed to produce an arbitrary code consisting of 
1 to 8 bits when the keyboard is operated appropriately. Fig. 9 shows 
the circuit diagram of BD5. 
When any key (or keys) on the keyboard is activated, the signal 
is held by a flip-flop circuit connected to each key output, until 
the punch key (P) or the correction key CC) is activated. Each acti-
vated key is indicated by a lamp on the keyboard through 3053s. 
The signal from P is also held by another flip-flop circuit, 
846c and B, until the 'Flag' signal from an external instrument (e.g. 
a tape punch) is fed back to BD4. 
3.7 Tape punch interface circuit, BD8 
BDB is the interface circuit between the tape punch and other 
input circuits. Fig. 10 shows its circuit diagram, and Fig. 27 shows 
its physical arrangement. 
The 8-bit input data signal is stored by 75(_1J and 75 (.2), when 
their control signals (Pins 4 and 131 are high, until the control 
signals go low. The stored data signal is fed into the tape punch 
data selector (a solenoid) of each 'bit channel', tkough a gate 08 
and current amplifier BSY55 (operated by the +24V supply line]. 
A set of circuits consisting of MC19, 220nF capacitor, 220fi 
resistor in each output channel, and ZD33 are used for protecting the 
solenoid circuit from the peak voltage during the switching operation. 
The choice of components (including BSY55) and their values must not 
be modified, since they are critical in compromising the effect of 
protection and the maximum tape speed*. 
*FZ3'9S can be omitted from the circuit, if its protection is not 
critical. MCl9s and ZD33 can be omitted, if high peak voltages are 
acceptable. See the operating instructions for the tape punch issued 
by the manufacturer. 
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The rest of the circuit in Fig. 10 is used for controlling the 
timing of operations. When START terminal (BD8/N5) is activated 
(logic low), 13(2)/8 generates a pulse with a constant width. This 
sets two flip-flop circuits (two units of 74). ' This state is held 
until two external signals, CAMl (BD8/N3) and CAM2 (BD8/N4) are 
entered into 74/3 and 74/11 respectively. Since CAM2 is activated 
after CAMl, the output of 74/8 is held longer than the output of 74/6. 
The former controls the timing of the output current of the data signal 
(8 channels simultaneously) through 00(2)/3, and also the timing of 
75(1) and 75(2) through 40/8. The latter controls the timing of the 
tape punch clutch, by which the tape is finally punched, through 
00(l)/3, 
The period from the activation of START signal to the activation 
of CAM2 is indicated by lowering tlie 'Flag' signal (BD8/N1) which is 
normally high. This signal is fed back to external input circuits 
indicating that the given data has been punched. 
SKIP signal (BDB/N2) is used for shifting a tape constantly 
without punching any data on it. 
In order to control the tape punch speed, a modified signal of 
the 'Flag' is available at terminal BD8/C1. The pulse width of this 
signal is controlled by 121, so that the new data from an external 
input circuit cannot enter into BD8 until this signal has been 
completed. 
3,8 Numerical printer interface circuit, BD9 
BD9 is an interface circuit between an 8-bit binary data input 
in the model system (e.g. the keyboard, tape reader) and the numerical 
printer CFACIT Model 4553) which, has an alpha-numerical character 
generator, driving circuit and its own interface circuit. 
Fig. 11 shows the circuit diagram of BD9; Fig. 15 its timing 
diagram; and Fig. 28 its physical arrangement. Appendix 1 shows the 
block diagram of circuits contained in the numerical printer (except 
its character generator) and its input codes. 
The top half part of Fig. 11 shows the conversion circuit for 
the data signal. Two sets of an 8-bit binary coded data signal are 
fed into 8233(1) and (2). One of them is selected by controlling 
their selector terminals (8233/9sl. The selected signal is converted 
into a 3-digit binary coded decimal number by 185(1), C2) and (3). 
Although the numbers of 3 digits are available simultaneously, each 
digit is converted into a 7-bit binary code required for the numerical 
printer (see Appendix II, by a specially designed conversion circuit 
(the top-right part of Fig, 11) The order of the conversions of 
the 3 digits is controlled by 0b(4)/3, 6, 11. This circuit also 
generates a signal to make a space (or blank) before each set of 
figures. 
The lower half of Fig. 11 shows the timing control circuit for 
adjusting the speed of the input instrument (e.g. a tape reader) and 
the numerical printer. 
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3.9 Grid selection circuit, BDlO 
BDlO has been designed to connect a set of analogue output voltages 
from a particular grid of the main computation network to the input 
terminals of the 'Output Memory' (Ref. 5). The selection of a parti-
cular grid is carried out by setting a grid number on a digital numeri-
cal switch (decimal 3 digit, from 000 to 999). The circuit has been 
designed so that the input terminals are automatically connected to 
this number. Fig. 12 shows the circuit diagram, and Fig. 29 shows its 
physical arrangement. 
The output of the digital numerical switch (each digit has 10 out-
put wires, but only one of them is activated at a time) is fed into the 
input terminals (BDlO/9-16, BDlO/25-33 and BDlO/42-50; 30 terminals in 
all). A signal for each digit is converted into a 4-digit binary code 
by 147(1) to (.3). There are three identical sets of circuits for the 
3-digit figure. 
There is a separate set of 3-digit binary coded decimal (BCD) 
signal generators consisting of 90 (.1) to 90(3). These are operated by 
a pulse generator consisting of 13 and BC184. The output of each digit 
of the generator (.3 in all)_ is compared with the output of the 147s, 
by comparator 20 [3 units in all), The output of the three 20s is 
combined by 20(4), so th.at the agreement of the number on the digital 
switch and the number generated by the 90s is detected. When they 
agree, a signal is generated which causes generation of the pulses by 
the 90s to stop. 
The output of each of 90(1), 90(2) and 90(3) is- converted into 
a 7-segment numericol indicator signal by 48(1), 48(2) or 48[3), and 
this is used for the LED numerical indicators on the front panel. 
The output of the pulse generator, 13/6, is amplified by BFY51 
and 2N3055 (operated by +24V) and used to drive the multiplexer in 
the main computation cabinet and the solenoid of 'Programme Tape 
Input" (Ref. 5) . 
Instead of the above-mentioned pulse generator, a numerical pulse 
generating switch (SWl) has been prepared, so that a step-by-step 
scanning in the grid selection is possible. The automatic and manual 
grid selections are chosen by SW2, 
In order to identify the grid no. 000 (the reference for counting), 
the rest of the 90(1), 90(2) and 90(3) is carried out by a 'Section 
Selector' (Ref. 3), through 13/8. 
3.10 Switching circuit, BDll 
BDll is a switching circuit by which the timing signals of the 
tape punch and tape reader are selected, so that their speeds match 
the speed of an input instrument selected by the main control switch, 
SW8, on the front panel of the cabinet. 
Fig. 13 shows the circuit diagram of BDll, and its physical 
arrangement. 
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4. POWER SUPPLY UNIT 
The power supply unit provides four different voltages: 
+ 2 4 v ± 7 V (5A max) 
+ 5V ±0.25V (5A max) 
+15V ±0.5V (lA max) 
-15V ±0.5V (lA max) 
The +24V supply is used for driving motors and solenoids in the numeri-
cal printer, tape punch, tape reader and grid scanners. The +5V supply 
is used for digital circuits, and ±15V supplies for analogue circuits 
such as DACs. A -12v supply required for the numerical printer is 
taken from the -15V supply by using a voltage divider with a zener 
diode. 
Fig. 16 shows the circuit diagram of the power supply unit. Fixed 
voltage regulators in the form of integrated circuits (all in T03 cases) 
are used with a few discrete components. 
Fig. 17 shows the physical arrangement of the components in the 
power supply unit. Four separate heat sinks are used for all the vol-
tage regulators and rectifiers. The power switch and fuses are mounted 
on a small rear panel. All the reservoir capacitors are mounted on the 
chassis base directly. 
Fig. 18 shows the printed circuit board on which two voltage regu-
lators and other discrete components are mounted. The printed circuit 
board is surrounded by the heat sink for the voltage regulators, 7815 
and 7915. 
Fig, 19 shows the load regulation characteristics of each, power 
supply. 
Also sea Fig. 21 (page 23) for the power supply unit. 
The +24V supply for the numerical printer has a switch which is 
simultaneously operated with the switch for the 2 4 0 v AC power input. 
This arrangement prevents any disturbance of the printer caused by 
the different switch-off timings of the +24V line and +5V line. 
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5. PHYSICAL CONSTRUCTION 
Fig. 20 shows the control cabinet. Fig. 21 shows the rear view 
of the cabinet with the cover removed. The cabinet contains a circuit 
board rack, control panel (front), connector panel (rear), and power 
supply unit including its voltage regulators. The dimensions of the 
cabinet are 50 x 35 x 20 (H) cm^ , and the total weight c,f the cabinet is 
18 kgs. 
Fig. 22 shows the details of the control panel, and Fig. 23 shows 
its rear view. The circuit board rack contains 9 boards, and electri-
cally connected to the front panel with 5 connectors, to the rear panel 
with 11 groups of conductors (11 external connectors), and to the power 
supply with 5 groups of conductors (see Fig. 30 on page 43) . 
The whole front panel can be separated, for servicing, from tha 
main part of the cabinet, by disconnecting the 5 connectors. Each group 
of controls on the front panel can also be separated from the panel 
without desoldering wires. 
The heat sinks of the power supply unit are arranged near the rear 
opening of the cabinet for cooling, the 5V-supply sink (the highest 
temperature) being the outermost. 
Figs. 24 to 29 show the physical arrangement of components cn some 
circuit boards (see separate papers for diagrams of board which are not 
shown here). These diagrams have been prepared mainly for finding the 
location of a particular integrated circuit on a board. The position 
of Pin No. 1 of each integrated circuit is shown by a small black dot 
in the diagrams. The location of any other component can be traced from 
an integrated circuit pin number. 
Fig. 20 Control cabinet. 
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Fig. 21 Rear view of the control cabinet with the case removed. 
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6. CIRCUIT connection 
The details of the whole circuit connection (except circuits within 
each circuit board) are shown in a series of tables in this chapter, 
since the use of circuit diagrams for this type of circuit (about 1000 
terminals) is not practical. 
Fig. 30 shows the scheme of circuit connection in the control 
cabinet, and this is intended to be an index to find the connection of 
any wire. Throughout the tables, terminal pin numbers are indicated 
under a circuit board number (BD ) or connector number (CN ) , with 
the colour of each wire. 
The following abbreviation^ are used:-
Bn Brown 
R Red 
Or Orange 
Y Yellow 
Gn Green 
Be Blue 
V Violet 
Gy Grey 
W White 
Bk Black 
Bg Beige 
No wire 
Example of a multi-coloured wire: 
W/R White based Red stripe 
Examples of combined expressions: 
BD3/9 Circuit board No. 3, Pin No. 9. 
CN8/3 Connector No. 8, Pin No. 3. 
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bd5 keyboard kgt 
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SW8 Main Control Switch on the Control Panel 
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TP6 7 It U w It It II 14/50 
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TP8 8 M It IF II II M 14/35 
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Bk 
14/37 
Or/a 
» 9 tt It w It II II 14/50 
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Gn 
- - — 
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MAP 10 — — • • — — — ««• 15/30 
W 
15/33 
Bn 
13/37 
Gy/Or 
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11 — " - - - - — « • — — — — 
~ 12 — - - - — — - — -
Wiper 14/37 
Bn 1 
14/38 
R 
14 /39 
Or 
14/40 
Y 
14/41 
Gn 
14/42 
Be 
14/43 
V 
14/44 
Gy 
14/50 
Gn 
14/50 
Gn 
14/50 
Gn 
14/50 
Gn 
B: Bank P; Position 
4 5 
ED52 Met IDPS (Memory) BD22 Output Memory 
Pin No 
1 Gn Common 
2 W CN15/56 
5 Gy CN5/8 CN6/8 CN8/8 
4 V 7 7 7 
5 Be 6 6 6 
6 Gn 5 5 5 
7 Y 4 4 4 
8 Or 5 5 5 
9 R 2 2 2 
10 Bn 1 1 1 
11 Bn CN15/21 
12 a 22 
15 V/Or 25 , CN5/I6 
14 y 24 
15 R 12 
16 Be 16 
17 V 17 
18 Bn 11 
19 Bk 20 
20 Gy 18 
21 w 19 
22 Y 14 
25 Gy CHI4/56 BD4/41 
24 Y 55 42 
25 Be 54 45 
26 Gn 55 44 
27 Y 52 45 
28 Or 51 46 
29 R 50 47 
50 Bn 29 48 
51 Gy CN5/11 
52 Be +5V 
Pin Wo ' 
N1 ¥ CNI5/9 
2 Gy CNI5/27 
5 . V 25 
4 Be CN14/2Q 
5 Gil 19 
6 Y 18 
7 Or 17 
8 R 16 
9 Bn 15 
10 CN2/1 
11 R 2 
12 Or 5 
15 Y 4 
14 Gy/R BDl l /2 
15 Be CN2/5 
16 V 6 
17-18 
19 Bn CNI5/2 
20 R 5 
21 Or 4 
22 Y 5 
25 Gy 9 
24 V 8 
25 Be 7 
26 Gn 6 
27 W/E CNI5/I8 
28 W/Be 19 
29 W/Gn 20 
50 Be GN5/11 
51 Gn 6 
52 Y 7 
55 Or 9 
54 R 8 
35 Bn 10 
) 6 Gn CNI5/26 
57 Y 27 
3a Or 28 
39 R 10 
40 Bn EXT TRI 
CI Bn CNI5/I 
2 E 2 
5 Or 5 
4 Y 4 
5 Gn 5 
6 Be 6 
7 V 7 
8 Gy 8 
9-11 Gn Common 
12 Bk 45V 
15 R +15Y 
16 Gn Common 
17 Be - 1 5 V 
4 6 
ED55 Vector Plotting Circuit BD2 Met Input Comput Circuit 
Pin No ' 
1 - 2 On Common 
5 -
4 
5 a BD2/55 Via 8G4 
6—9 
10 • " t e ED2/31 (x IN) 
11 Y 32 (y IN) 
12 Gn 33 (% IB) 
15 Be 34 (Y IN) 
14-15 
16 Or CN2'/1 (X OUT) 
17 Y 2 fY OUT) 
18-20 
21 T5V 
22 — 
23 V,' DAC REF 
24-26 — 
27 Gy/Be -15V 
28 — 
29 R CN2'/3 (EEN LIFT) 
30 P 4 (PEN LIFT) 
51 
Gy /a 52 j.l5V 
Pin No 
1 Gy CN6/8 (LSB) 
2 V 7 
3 Be 6 
4 
5 
Ga 
Y ^ DATA IN 
6 Or 3 
7 R 2 
8 Bn 1 (MSB) 
9 Bk -5V 
10-11 •M* 
12-14 Gn Common (ANA) 
15 ¥ CN6/9 fFHl 
16-21 
22 Gy/Be -15V 
23 Gy/R +15? 
24-26 
27 Gy SG4 
28 w SG4 
29 Gy SW4 
30 ¥ 
31 Or SG4 BD33/10 
32 Y SG4 11 
33 Gn. SG4 12 
34 Be SG4 13 
35-38 » 
39-41 Gn Common (DIG) 
42 rnrm 
43 Gn BDII /3 PUN COM 
44 
45 Be/R GN6/13 
46 P 12 
47 Gr-D 11 (ISB) 
48 o o 
49 Bn/R 18 (MSB) 
50 Bk/R OUT 
51 W/R 
52 Y/R 15 
53 Gn/R 14 
54 Or C&3/17 (SG4) 
55 R BD33/5 (SG4) 
56 Bk SG4 
Note: 'Meteorological Input-data Processing System' consists of 
ED52 (contained in the 'Control Cabinet'), ED53 and ED2 
(both contained in external case). These are connected 
by GK2' 
4 7 
ED) Keyboard (DEC-BCD) BD4 Numerical Map Plotter 
10 
11 
12 
15 
14 
15 
16 
17 
18-20 
21 
22 
25 
24 
25 
26 
27 
28 
29 
50_ 
JL 
52 
55 
54 
55 
56-58 
59-40 
41-45 
41 
45 
46 
47 
^ 
49 
50 
51 
52 
55 
54 
55 
^ 
5l 
58-60 
V 
Be 
Gn 
Y 
Or 
R 
Bn 
w 
gy 
V 
Be 
Gn 
Y 
Or 
r 
Bn 
Bk 
Un 
Or 
Y 
un 
4.5v 
jjri 
Or/Gn 
w 
Gy 
V 
Be 
Gn 
Y 
Or 
R 
Bn 
Bk 
cni5/24 
25 
CNI4/6 
5 
4 
5 
2 
1 
cii9/51 
50 
29 
28 
27 
26 
25 
24 
25 
22 
CN9/45 
42 
41 
Common. 
019/11 BD5/N10 
BD5/C8 
CN9/9 
CN9/8 BD5/C22 
7 025 
6 024 
5 025 
4 026 
5 027 
2 028 
1 029 
GN9/id 
Pin No 
1-2 
5 Gy/R 4-15 V 
4 
5 Gy/Be -15 V 
6 
7 i.-z vV 
8 — 
9 Bo BD9/1 CNI6/1 
10 R 2 2 
11 Or 5 5 
12 Y 4 4 
15 Gn 5 5 
14 Be 6 6 
15 V 7 7 
16 Gy 8 a 
17 — 
18 w BD9/40 
19 Bk 41 
20 — 
21 Bk -5V 
22 « 
25 Gn Common 
24 Be CNl/4 
25 V 5 
26 Gy 2 
27 w 1 
28 Bk 5 
29 W/R 6 
:50-60 
41 Gy . BD52/25 CN14/56 
42 V ' 24 55 
45 Be 25 54 
4.4 Gn 26 55 
45 Y 27 52 
46 Or 28 51 
47 R 29 50 
48 Bn 50 29 
49-55 — 
54 W/Or BDl l /15 
55 Or/R CNl/7 
56 V ON6/9, CN8/9, CH5/9 
57 Be BD9/42 
58 Or 55 
59-60 -
48 
BD5 Keyboard (KGT) ED9 Numerical Printer 
Pin No 
N1 R CN14/8 
2 Y 10 
5 Be 12 
4 Gy 14 
5 
6 w BD22/14,B09/) l 
7 Gy/R BDl l /2 
8 - 9 
10 CN9/11, BD3/45 
11 m 4-5V 
12 Gn Common 
15-16 
17 Gy/Ba BDl l /1 
18 R GN9/12 
14-21 — 
22 V CN9/19 
2) Gy 20 
24 Gn 17 
25 Be 18 
26 Or 15 
27 Y 16 
28 En 15 
29 R 14 
50 
CI Sn CN14// 
2 Or 9 
3 Gn 11 
4 V 15 
5-7 •ai 
8 Or/Gn 2D5/47 
9-10 
11 Bk t5V 
12 Gn Common 
11-21 •«> 
22 Gy CN9/8 BD5/49 
25 V 7 50 
24 Be 6 51 
25 Gn 5 52 
26 Y 4 55 
27 Or 5 54 
28 R 2 55 
29 1 56 
30 — 
Pin No 
1 Bn BD4/9 
2 R • 10 
5 Or 11 
4 Y 12 
5 Gn , 15 
6 Be 14 
7 V 15 
8 Gy 16 
9 -
10 R/Be,V GNlO/22 CNlO/40 
11 Y/Gn 25 
12 P 21 
15 Y 4 
14 Or 5 
15 R 2 
l6 Gn 5 
17 Bn 1 
18 Be 6 
19 Y 7 
20-21 
22 V/Gn CN5/19 BDl l /4 
25 Gy/Be B D l l / 1 1 
24-25 • P 
26 Gjx Common 
27 
28 -5V 
29 ... 
50 W/Or 0^15/"^ 
51 Gy/R BD22/14 
52 Bn CN15/55 
55 Or BD4/58 
24-55 « a 
26 Bk CN15/52 
57-58 
59 W GN15/51 
40 w BD4/18 
41 Bk 19 
42 Be 57 
45 Be BD8/ai4 CNI4/42 
44 Ox N i l 59 
45 Gy Nlo 44 
46 V H15 45 
47 Gn N15 41 
48 Y N12 40 
49 R NIO 58 
50 m N9 57 
51 « 
52 V/Be CN15/55 
55 Gy/Bk CNI5/56 
54 Y/Gn CNlO/24 
55-60 
4 9 
E)10 Grid Selector EDll Switching Circuit 
Pin No 
1 
2 
5 
4 
5 
9 
10 
11 
12 
15 
14 
15 
16 
17 
18 
19 
20 
21 
22 
25 
24 
25 
26 
27 
2a 
29 
50 
51 
33 54 
55 
56 
57 
5a 
39 
40 
_41. 
42 
45 
44. 
45 
46 
47 
48 
49 
5^ 
51 
52 
55 
54 
55 
56 
^ 
58-60 
Or 
Y 
Or 
Gy 
bk 
Gn 
Gy 
Y 
Y 
Gn 
Be 
Or 
r 
Be 
v 
Bn 
R 
Or 
Y 
Gn 
Gy 
V 
Y 
Gn 
Be 
Or 
R 
Bn 
w 
Be 
v 
m 
R 
Or 
Y 
Gn 
Gy 
v 
Y 
Gn 
Be 
Or 
R 
di 
w 
Be 
v 
bi 
R 
Or 
Y 
Gn 
cni5/22 
21 
2N5o55/Base 
CN5/3 
+5V 
Gominon 
cl\i12/8 
7 
4 
5 
6 
5 
2 
1 
i_ 
33 
54 
28 
29 
50 
31 
32 
au2/i7 
16 
15 
14 
15 
12 
11 
10 
18 
40 
41 
55 
36 
57 
38 
39 
CHI2/26 
25 
22 
25 
24 
21 
20 
19 
27_ 
47 
48 
42 
45 
44 
45 
4.6 
DIG SW 
(1) 
DIG SW 
(10) 
DIG SW 
(100) 
Pin No 
1 Gy/Bk BD5/N17 
2 Gy/R K7 
5 Gy/Gn CH3/I7 ON6/I9 
4 W/Gn CN5/19 BD9/22 
5 R/Gn CNI4/45 
6 R/Be 46 
7 Or/Bn 48 
8 Or/Gn CN13/29 
9 
10 Y/Gn BD8/k6 
11 Gy/Be BD9/23 
12 — 
15 V/Or BD4/54 
14 Bn/Be BD8/C1 
15 Or/R CHI4/47 
16 Or/Be CNI4/49 
17 Gy/Or CNI3/57 
18 Y/R CNI5/37 
19 » 
20 W/Be CN3/14 
21 
22 Gn Common 
25 
24 Bk +5V 
BD8 Tape Punch Drive 
P i n No 
N1 
2 R/Bk CN7/ l8 ,CN9/37 
3 w/Be CN7/10 
4 W/Or CN7/12 
5 
6 Y/Gn BDll/lO 
7 — 
8 — 
9 BD9/50 c m 4 / 3 7 
10 R 49 38 
11 Or 4 4 39 
12 Y 48 40 
15 Gn 47 4 1 
14 Be 43 42 
15 V 4 6 43 
16 Gy 45 44 
17 Bk +5Y 
18 Gn Common 
19 R -24V 
20 Gn Common 
21 Gy CN7/1 
22 V 2 
23 Be 3 
24 Gn 4 
25 Y 5 
26 Or 6 
27 R 8 
29 R/Be 16 
i 50 — 
BDll /14 1 CI Bn/Be 
CNl (Socket) Nurner Map Pronter CN4 (Socket) Progr Tape Input 
CN2' (Socket) Met Input Data P S 
CM} (plug) Tape Reader 
Pin No 
1 W BD4/27 
2 Gy 26 
5 ¥ 25 
4 Be 24 
5 Bk 28 
6 W/R 29 
7 Or /a 55 
8. Gn Common 
9-25 
CM2 (Socket) XY Plotter 
Pin Ho 
1 En BD22/10 
2 R 11 
5 Or 12 
4 Y 15 
5 Be 15 
6 V 16 
7 - 1 ) — 
14 Gn Common 
Pin No ' 
1 Y X axis 
2 Or Y axis 
5 V Z pen lift 
4 R Z pen lift 
5 - 1 ) — 
14 Gn Common 
15-25 
Pin No 
1 Bn BD52/10 CN6/1 CN8/1 
2 R 9 2 2 
5 Or 8 ) ) 
4 Y 7 4 4 
5 Gn 6 5 5 
6 Be 5 6 6 
7 V 4 7 7 
8 Gy ? 8 8 
9 V BD4/56,CN6/9, CN8/9 
10 Be CN8/10 
11 Gy BD52/51 
12 V CN8/i2 
15 Gn Common. 
14 W/Be BDll /20 
15 Or CNI5/I5 
16 V BD52/15 
17 Gy/Gn CN6/19, BDl l /5 
18 R/Bk CNI5/26 
19 W/Gn BDl l /4 , BD9/22 
20^24 * * 
25 5V 
Pin No 
1 Gn Common 
2 isi CNl5/10 
5 R 11 
4 Or 12 
5 Y 15 
6 Gn 14 
7 Be 15 
a V 16 
9 Gy 17 
10 y CN5/4, 5055 COL 
11 R 24V 
12 Gn Common 
15-25 — 
ON5 (Socket) Main Gompu Cab 
Pin No I 
1 R 24V 
2 Gn Common 
5 Gy BDlO/4 
4 Y CN4/iO, 5055 COL 
5 — 
6 Gn ED22/&51 
7 Y N52 
8 R N54 
9 Or N55 
10 Ba. N55 
11 Be BD22/N50 
12-21 • a 
22 Gy/Be -15V 
25 Common 
24 Gy/E 15V 
25 
CN6 (Socket) Met Input Data P S 
Pin No 
1 Ba BD52/IO CN5/1 CN8/1 
2 R 9 2 2 
5 Or 8 5 5 
4 Y 7 4 4 
5 Gn 6 5 5 
6 Be 5 6 6 
7 Y 4 7 7 
8 Gy 3 8 8 
9 w ED4/56, CN8/9,CN5/9 
10 — 
11 Gy CN14/28 ISB 
12 V 27 
15 Be 26 
14 Gn 25 
15 Y 24 
16 Or 25 
17 R 22 
18 Bn 21 
19 Gy/Gn CN5/17, BDl l /5 
20-21 -
Gommon 22-25 Gn 
51 
GH7 (Socket) Tape Punch CN9 (Socket) Keyboard 
P i n No 
1 Gy BD8/N21 
2 V M22 
3 Be N23 
• 4 Gn N24 
5 Y N25 
6 Or N26 
7 R #27 
8 Bn M28 
9 R +24V 
10 W/Be BD8/n3 
11 Gn Common 
12 W/Or BD8/F4 
13 Gn Cocmon 
14 — 
15 R +24V 
16 R/Be BII8/IT29 
17 R +24V 
18 R/Bk BI)8/ir2, CIT9/37 
19 Gn Gomnon 
20-25 -
CU8 (Socket) Tape Reader 
P i n No 
1 Bn BD32/10 CN3/1 C # 6 / l 
2 R I 9 2 2 
3 Or 8 3 3 
4 y 7 4 4 
5 Gn 6 5 5 
6 Be 5 6 6 
7 V 4 7 7 
8 Gy 8 8 
9 W 3D4/56 ,CN3/9 ,c%6/9 
10 Be CN3/10 
11 
12 V CN3/12 
13 Gn Common 
1 4 - 2 5 -
Pin Ho 
1 Bn BD5/G29 BD3/56 
2 R C28 55 
3 Or 027 54 
4 y 026 53 
5 Gn 025 52 
6 Be 024 51 
7 V 023 50 
8 Gy 0 2 2 49 
9 w BD3/48 
10 Bk 57 
11 Bn BB5/N10, BD3/45 
12 R BD5/MI8 
13 Bn BD5/H28 
14 R 1T29 
15 Or IT26 
16 y N27 
17 Gn B24 
18 $ 6 , B 2 5 
•I9 V N22 
20 Gy N23 
21 y 
22 Bk B&3/3O 
'23 Bn 29 
24 R 28 
25 Or 27 
26 y 26 
27 Gn 25 
28 Be 24 
29 V 23 
30 Gy 22 
31 w 21 
32 Bn Common 
33 R Common 
34 Or cmi3/34 
35 
36 
37 R/Bk BD8/M2, CB7/18 
38-40 — 
41 y BD3/34 
42 Or 33 
43 Gn 32 
44-48 — 
49 Bk +5V 
50 Gn Common 
5 2 
GMIO (Socket) Numerc Printer CN12 Internal Connector 
Pin No 
1 m BDo/17 
2 R 15 
5 Or 14' 
4 Y 15 
5 Gn 16 
6 Be 18 
7 V 19 
8-17 — 
18-2U Gn Common 
21 P BD9/12 
22 R/2e 10, CNlO/40 
25 Y/Gn 11 
24 GnA 54 
25-^5 
54 Gn Common 
55 R +24V VIA PSW 
56 Gn Common 
57 Bk 
58 Gn Common 
59 Be Zener D (-12Y) 
40 V BD9/10, CHlO/22 
41-50 -
Pin No 1 Plug Socket 
1 Bn BDlO/15 DIG SW(1) 1 
2 R 14 2 
5 Or 15 5 
4 Y 10 4 
5 Gn 11 5 
6 Ba 12 6 
7 V 9 7 
8 Gy 8 8 
9 ¥ 16 9 
10 Bn BDlO/52 DIG SW(IO) 1 
11 R 51 2 
12 Or 50 5 
i5 Y 27 4 
14 Gn 28 5 
15 Be 29 6 
16 V 26 7 
17 Gy 25 8 
18 w 55 9 
19 Bn BDlO/49 DIG SW(IOO) 1 
20 R 48 2 
21 Or 47 5 
22 Y 44 4 
25 Gn 45 5 
24 Be 46 6 
25 V 45 7 
26 Gy 42 8 
27 w 50 9 
28 Bn BDlO/19 IgD(l) a 
29 R 20 b 
50 Or 21 c 
51 Y 22 d 
52 Gn 25 e 
55 Be 17 f 
54 ¥ 18 S 
55 Bn BDlO/56 lED(lO) a 
56 R 57 b 
57 Or 58 0 
58 Y 59 d 
59 Gn 40 e 
40 Be 54 f 
41 V 55 S 
42 Bn BDlO/55 Ifn)(lOO) a 
45 R 54 b 
44 Or 55 c 
45 Y 56 d 
46 Gn 57 e 
47 Be 51 f 
48 V 52 g 
49 -
50 Gn Common Common 
5 3 
CN13 Internal Connector CNI4 Internal Connect. 
Pin No PlU/r SocKet 
1 Gn Common Common 
2 Bn BD22/19 SW6/al 8W7/1 
3 R 20 a5 2 
4 Or 21 a9 3 
5 Y 22 bl 4 
6 Gn 26 b5 5 
7 Be 25 b9 6 
8 V 24 cl 7 
9 Gy 23 c5 8 
10 Bn C 4/2 SW6/a3 
11 R 3 a7 
12 Or 4 all 
15 Y 5 b3 
14 Gn 6 b7 
15 Be 7 bll 
16 V 8 03 
IV Gy 9 c7 
18 V/R BD22/27 SW4/a3 (X; 
19 W/Be 28 b) (Y) 
20 W/Gn 29 c) (Z) . 
21 Y BDlO/2 gA^ /C'i 
22 Or 1 A 
2; V BD3/II SW8/P1B7 
24 Gy 10 ^ P1B8 
25 Y |^D22/3 SV;8/P3B7 
26 E/Bk 02*13/18 P5B9 
27 Gy BD22/2 P3B8 
20 Gn Common COWDOA 
29 Or/Gn BDll/8 Sv,8/P6B10 
50 Bk 4.5V SWl/l,2W7/2G 
31 Gn/Sa SW8/P4B12 
32 W/Or BD9/30 
33 W/Be 52 P4B11,P7B11 
34 Or GN9/34 P2B9 
36 Gy/Bk BD9/53 SW3/1 
37 Gy/Or BDll/17 2 
Pin No ' PlUff Socket 
1 Bn ' BD3/17 SWB/PIBI 
2 R 16 2 
3 Or 15 3 
4 Y 14 4 
5 Gn 13 5 
6 Be 12 6 
7 Ba BD5/C1 SV8/P2B1 
8 R K1 2 
9 Or Cl 3 
10 Y N2 4 
11 Ga : 03 5 
12 Be N3 6 
13 V C4 7 
14 Gy N4 8 
15 Bn BD22/9 SW8/P3B1 
16 R 8 2 
17 Or 7 5 
18 Y 6 4 
19 Gn 5 5 
20 Be 4 6 
21 Bn CN6/i8 SW8/P4B1 
22 R 17 2 
25 Or 16 5 
24 Y 15 4 
25 Gn 14 5 
26 Be 13 6 
27 V 12 7 
28 Gy 11 8 
29 Bn B1D32/3O BD4/48 P5B1 
30 R 29 47 2 
51 Or 28 46 5 
32 Y 27 45 4 
53 Gn 26 44 5 
34 Be 25 45 6 
35 V 24 42 7 
36 Gy 23 41 8 
57 Bn BD9/50 B D ^ ^ WPl 
38 R 49 DIO 2 
59 Or 44 Nil 3 
40 Y 48 N12 4 
41 Gn 47 NI3 5 
42 Be 43 KI4 6 
43 V 46 NI5 7 
44 Gy 45 NI6 8 
45 R/Gn . BDll/5 SW8/P1B9 
46 R/Be 6 P3B9 
47 Or/R 15 P3B9 
48 Or/En 7 P5B10 
49 Or/Be 16 P5B9 
50 Gn Common Common 
54 
CN15 Internal Connection CNI6 Internal Connector 
Pin No Plug Socket 
1 BD22/C1 BD22-SW1/1 
2 R G2 2 
5 Or 03 3 
4 Y 04 4 
5 Gn 05 5 
6 Bn 06 7 
7 ¥ G7 8 
8 Gy Cy 10 
9 w ED22/m BD22-SW1/11 
10 R N39 SW2/1 
11 Bn BD32/I8 SW-SB^ 
12 R 15 
15 Or CN3/15 SW-WR 
14 Y BD)2/22 SW-SE4 
15 Bk Common Common 
16 Be BD32/16 SW-8E14, 
SW-AIT.SW-ABE 
17 V 17 SW-ABR-AIT 
IB Gy 20 SW-SE^ 
19 w 21 tl 
20 Bk 19 !l 
21 Bn 11 sw-awi 
22 R 12 li 
25 Or 13 ti 
24 Y 14 I I 
2^ Gn Common Common 
26 Gn BD2^N3S^ BD22-SW4/1 
27 Y N37 SW3/2 
28 Or N58 SW3/3 . 
29 
?0 
Bk* BCr CIK SW3/1 
51 W BD9/39 SW8/B9P10 
52 Bk 36 B10P7 
B l i p s 
33 Bn 32 BIOPIO 
3 f Gy/Be^ lOK, lOK 
35 Gy/R " 4.15T L ( l ) / 1 , L ( 2 ) / 1 
36 W BD32/2 SV/—V/R 
37 Y/R BDII/18 sw8/BIIP56 
Pin No Plug Socket 
1 Bn 3 ^ 4 / 9 * iiEDl(L8B) 
2 R 10 2 
3 Or 11 3 
4 Y 12 4 
5 Gn 13 5 
6 Be 14 6 
7 V 15 7 
8 Gy 16 8(MSB) 
9 Bn BD4/3O L ( l ) / 2 lOK 
10 R 31 A(l)/l lOK 
11 Or 32 SVJ—1—2 / 6 
12 Y 33 SW-RST/1 
13 Gn 23 Common 
14 Be 34 SW-RST/2 
15 V 36 SW-NHS/3 
16 Gy 37 4 
17 w 38 SW-HOLD/l 
18 Bk 39 SV-1-2/2 
19 Bn 40 SW-NH8/9 
20 R 49 A ( 2 ) / 2 lOK 
21 Or 50 LED/CHl 
22 Y 51 CH2 
23 Be 52 l ( 2 ) / 2 lOK 
24 Y 53 SWl-2/4 
25 -
* Also connected to BD9/I to 
bd9/8. 
jfc Socket Pin No. 29 V//Gn 
34 Gy 
3 5 * 
55 
CONCLUSION 
The development of each part of the electronic model for tides 
and storm surges, including its peripheral instruments, was carried 
out in separate stages over some years. This had led to a complexity 
in the electrical and physical combination of parts of the system, and 
an increase in the number of its controls. On completion of the system, 
the 'Control Cabinet' was modified to overcome these problems. The 
newly arranged cabinet has made the control of the whole system simpler, 
and its maintenance easier. 
This paper describes the construction of the control cabinet, and 
includes a new set of tables of complete circuit connections by which 
their tracing is much facilitated. 
The operating instructions for the Control Cabinet is excluded 
from this paper, since each mode of operation is described in separate 
papers, and also a simplified operating manual for the whole system 
will be prepared shortly. 
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appendix 1 block diagram of the internal circuit of the alphanumeric 
PRINTER (FACIT MODEL 4553) and ITS INPUT CODE 
5 6 
i 
AMPLIFIER 
POSITION 
DETECTOR 
CARRIAGE 
RETURN 
SOLENOID 
CARRIAGE 
1 POSITION 
I DETECTOR 
DRIVE HAMMER 
CIRCUIT 
FEED AND 
DRIVE 
CIRCUIT 
RELEASE 
MECHANISM 
• 1 
BUFFER 
DECODER 
INTERFACE 
CIRCUITS 
DRIVE 
CIRCUITS 
CONTROL 
LOGIC 
PAPER FEED 
SOLENOID 
PAPER END 
0 
0 
0 
0 
1 
0 
0 
1 
1 1 
0 
1 
0 
0 1 1 1 
b 7 ^6 ^5 ^4 ^3 ^2 
0 0 0 0 _ space 0 @ p 
0 0 0 1 - 1 A Q 
0 0 1 0 - 2 B R 
0 0 1 1 - 3 C S 
0 1 0 0 - $ 4 D T 
0 1 0 1 
- % 5 E U 
0 1 1 0 - & 6 F V 
0 1 1 1 - 7 G w 
1 0 0 0 - ( 8 H X 
1 0 0 1 - ) 9 I y 
1 0 1 0 LF * : J z 
1 0 1 1 - + f K [ 
1 1 0 0 - , < L \ 
1 1 0 1 CR - = M J 
1 1 1 0 - > N 
1 1 1 - / ? 0 
— 
LF: Line feed (new line) CR: Carriage return 
This printer contains also a character generating circuit, but this 
is omitted from the above block diagram. 

